SN74S374DW

SN74S374DW, octal D-type transparent latch, edge-triggered flip-flop, SOIC, 7V, 5.5V, Texas Instruments

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.50~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 100 :	2.00 / Piece
100 ~ 1000 :	1.80 / Piece
1000 ~ 10000 :	1.50 / Piece

PartNumber:: SN74S374DW

Brand:: Texas Instruments - TI | Pack: SOIC | D/C: 13+

Availability:: Supply Ability: 100000/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. mona cao's store

(Hong Kong)

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-05-09

From Other Seller

Part Number:SN74S374DW
US $1.50 - 2.00
Quantity:

piece

Product Summary

The SN74S374DW is an octal D-type transparent latch and edge-triggered flip-flop. The SN74S374DW features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. TheSN74S374DW is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Parametrics

SN74S374DW absolute maximum ratings: (1)Supply voltage, VCC (see Note 1): 7 V; (2)Input voltage, VI: 7 V; (3)Off-state output voltage: 5.5 V; (4)Package thermal impedance, θJA (see Note 2): DB package: 70℃/W; (5)DW package: 58℃/W; (6)N package: 69℃/W; (7)NS package: 60℃/W; (8)Storage temperature range, Tstg: –65 to 150℃.

Features

SN74S374DW features: (1)Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package; (2)3-State Bus-Driving Outputs; (3)Full Parallel Access for Loading; (4)Buffered Control Inputs; (5)Clock-Enable Input Has Hysteresis to Improve Noise Rejection; (6)P-N-P Inputs Reduce DC Loading on Data Lines .