LM3S8962-IQC50-A2

LM3S8962-IQC50-A2, microcontroller, 1.0 kV, 100 V, 25 mA, LQFP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~3.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 500 :	3.00 / Piece
501 ~ 1000 :	2.00 / Piece
1001 ~ 3000 :	1.00 / Piece

PartNumber:: LM3S8962-IQC50-A2

Brand:: Texas Instruments - TI | Pack: LQFP | D/C: 13+

Availability:: Supply Ability: 1/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. mona cao's store

(Hong Kong)

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-06-02

From Other Seller

Part Number:LM3S8962-IQC50-A2
US $1.00 - 3.00
Quantity:

piece

Product Summary

The LM3S8962-IQC50-A2 is a microcontroller. The LM3S8962-IQC50-A2—the first ARM Cortex-M3 based controller—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. The LM3S8962-IQC50-A2 delivers customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

Parametrics

LM3S8962-IQC50-A2 absolute maximum ratings: (1)VESDHBM: 2.0 kV; (2)VESDCDM: 1.0 kV; (3)VESDMM: 100 V; (4)I/O supply voltage (VDD)VDD: 0 to 4 V; (5)Core supply voltage (VDD25)VDD25: 0 to 3 V; (6)Analog supply voltage (VDDA)VDDA: 0 to 4 V; (7)Battery supply voltage (VBAT)VBAT: 0 to 4 V; (8)Ethernet PHY supply voltage (VCCPHY)VCCPHY: 0 to 4 V; (9)Input voltage VIN: -0.3 to 5.5 V; (10)Maximum current per output pins I: 25 mA.

Features

LM3S8962-IQC50-A2 features: (1)32-bit ARM Cortex-M3 v7M architecture optimized for small-footprint embedded applications System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism Thumb-compatible Thumb-2-only instruction set processor core for high code density 50-MHz operation Hardware-division and single-cycle-multiplication Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling 36 interrupts with eight priority levels Memory protection unit (MPU), providing a privileged mode for protected operating system functionality Unaligned data access, enabling data to be efficiently packed into memory Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control.