DSPIC30F2010-30I/SO

16-bit Digital Signal Controller, 200 mA, 5.5V, SOIC

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.30~0.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 1000 :	0.50 / Piece
1001 ~ 10000 :	0.40 / Piece
10001 ~ 100000 :	0.30 / Piece

PartNumber:: DSPIC30F2010-30I/SO

Brand:: Microchip Technology - Microchip | Pack: SOIC | D/C: 13+

Availability:: Supply Ability: 10000/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. mona cao's store

(Hong Kong)

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-07-17

From Other Seller

Part Number:DSPIC30F2010-30I/SO
US $0.30 - 0.50
Quantity:

piece

Product Summary

The DSPIC30F2010-30I/SO is a 16-bit Digital Signal Controller which cntainsextensive Digital Signal Processor (DSP) functionality within a high-performance 16-bit microcontroller (MCU) architecture.

Parametrics

DSPIC30F2010-30I/SO absolute maximum ratings: (1)Ambient temperature under bias: -40℃ to +125℃; (2)Storage temperature: -65℃ to +150℃; (3)Voltage on any pin with respect to VSS (except VDD and MCLR): -0.3V to (VDD + 0.3V); (4)Voltage on VDD with respect to VSS: -0.3V to +5.5V; (5)Voltage on MCLR with respect to VSS (Note 1): 0V to +13.25V; (6)Total power dissipation: 1.0W; (7)Maximum current out of VSS pin: 300 mA; (8)Maximum current into VDD pin: 250 mA; (9)Input clamp current: ±20 mA; (10)Output clamp current: ±20 mA; (11)Maximum output current sunk by any I/O pin: 25 mA; (12)Maximum output current sourced by any I/O pin: 25 mA; (13)Maximum current sunk by all ports: 200 mA; (14)Maximum current sourced by all ports: 200 mA.

Features

DSPIC30F2010-30I/SO features: (1)Modified Harvard architecture; (2)C compiler optimized instruction set architecture; (3)83 base instructions with flexible addressing modes; (4)24-bit wide instructions, 16-bit wide data path; (5)12 Kbytes on-chip Flash program space; (6)512 bytes on-chip data RAM; (7)1 Kbyte nonvolatile data EEPROM ; (8)16 x 16-bit working register array; (9)Modified Harvard architecture; (10)C compiler optimized instruction set architecture; (11)83 base instructions with flexible addressing modes; (12)24-bit wide instructions, 16-bit wide data path; (13)12 Kbytes on-chip Flash program space; (14)512 bytes on-chip data RAM; (15)1 Kbyte nonvolatile data EEPROM ; (16)16 x 16-bit working register array; (17)Programmable Brown-out Reset; (18)40-stage Barrel Shifter; (19)Dual data fetch.