Product Summary
The 74LVC2G125DP is a dual bus buffer,line driver and 3-state. The 74LVC2G125DP is a high-performance, low-power,low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.The inputs of 74LVC2G125DP can be driven from either 3.3 V or 5 V devices.
Parametrics
74LVC1G08GV absolute maximum ratings: (1) supply voltage: -0.5V to +6.5V; (2) input diode current: -50mA; (3) input voltage: -0.5V to +6.5V; (4) output diode current: ±50mA; (5) output voltage: -0.5V to +0.5V, -0.5V to +6.5V; (6) output source or sink current: ±50mA; (7) VCC or GND current: ±100mA; (8) storage temperature: -65°C to +150°C; (9) power dissipation: 300mW.
Features
74LVC2G125DP features: (1) Wide supply voltage range from 1.65V to 5.5V; (2) 5 V tolerant input/output for interfacing with 5V logic; (3) High noise immunity; (4) Complies with JEDEC standard: JESD8-7 (1.65V to 1.95V) , JESD8-5 (2.3V to 2.7V) , JESD8B/JESD36 (2.7V to 3.6V) ; (5) ESD protection: HBM EIA/JESD22-A114-B exceeds 2000V, MM EIA/JESD22-A115-A exceeds 200V; (6) ±24mA output drive (VCC = 3.0 V); (7) CMOS low power consumption; (8) Latch-up performance exceeds 250mA; (9) Direct interface with TTL levels; (10) Inputs accept voltages up to 5V; (11) Multiple package options; (12) Specified from -40°C to +85°C and -40°C to +125°C.
Diagrams
Image | Part No | Mfg | Description | Pricing (USD) |
Quantity | |||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
74LVC2G125DP,125 |
NXP Semiconductors |
Buffers & Line Drivers 3.3V 2 BUF/LN DVR L |
Data Sheet |
|
|
|||||||||||||
74LVC2G125DP-G |
NXP Semiconductors |
Buffers & Line Drivers 3.3V 2 BUF/LN DVR L OUT ENBL3S |
Data Sheet |
Negotiable |
|